

How Rings assign address space

Step1: align incoming address to self (to some power of 2)

Step2: assign the result to self address

Step3: $\text{next_addr} = \text{self_addr} + \text{self_addr_space}$; // number of register used locally


Step4: send down next_addr


Example:

Dma needs 16 addrs


Uart needs 4

Timer needs 256






If the delay between "clk1" and "clk2" greater then the delay from Q to d of second flipflop, we have a race on our meaning right hand flipflop will sample the data of Q a whole clock period early.



clock runs with data

the problem is possible race. However, we control the logic on each flipflop leaving the compound, because it is always the same standart ring-interface module. we can ensure, that the delay will be at least enough. And more importantly easily checked after layout.






Fig. 8




Fig. 9

data_a leaving the bridge goes to member "b" and there should be sampled by rising of clkb. clkb lags a lot behind clka of the bridge. As clearly seen from the waveforms, race is eminent. Here we should add latches for all the data lines (~90). Adding latch works however if the delay between clka and clkb is less then 75% of cycle time. otherwise the uncertainty kills the usable time. It sets hard limit on the number of ring members. Also keep in mind that latches needed on each OK signal between members of the ring






Fig. 10




Here, data_b leaves member "b" to be sampled by clka in the bridge. But now clkb lags a lot behind clka. This actually works to our advantage. If the lag is smaller then better part of clock cycle. This solution looks better, because between adjacent members, we can take care to delay the data beyond danger zone of clock delay, the OK signals are covered automatically, and last leg data is also covered. The only signal not safe is the OK from bridge to "b" member. It will need a latch in "b".

Fig. 11



local clock lags behind ring interface clock of this module, because we presume the module is big. for data coming out, it is not a problem, it changes later then ring-iff flipflops clock. However for data entering the module from previous member, the race is a possibility we must look into.

Fig. 16



msg1 and msg2 arrive at the same time.
the bridge end must make a decision
which message to forward first.

It can be shown that unwise decision can
lead to freezout, deadlock and option price
dropping to 5\$.

Therefore MSG2 gets the priority.

Fig.
17






Fig. 18



Bridge takes responsibility for strays, but only at the "far" end. During enumeration, bridge is "polarized" to have near and far end. Near is the end first struck by enumeration message.

So we have exactly one enforcer for each ring.



In land bridge ring, the situation is trickier. If V2 send message to address==5. The land bridge divert at 11/far end. it will re-appear at 3 and start cycling forever.

We have to define an algorithm that will take care of all cases.

Luckily there is a way.

Land Bridge deals only with messages arriving at the far end and being diverted. It marks and monitors only those. Messages arriving at near end, keep their markings. Messages at fdar end going through, are left alone.

Fig. 19

Fig. 20




Fig. 21










Fig. 22








Fig. 30




Fig. 31

300




Fig. 32

300





Fig. 33


300

Fig. 34




the second land bridge solves most traffic problems, but adds 4 clocks in the overall ring length. This is not a big problem because no message should travel the whole perimeter.

Fig. 35



The utopia interface is forced into mode that communicates in messages, not cells. We using the I/O and maybe some of the logic.

Fig. 36







Fig.
37

Fig.
38



Frame structure
of an example
task type

Fig.
43





Fig.
44


Fig.
45

Fig. 46





Fig. 47






Fig. 48




Fig. 49




Fig. 50

Fig. 51






Fig. 54






Fig. 55

Fig. 56






Fig. 57




Fig. 58




Fig. 59







Fig. 60








Fig. 65





Fig. 66




Fig. 67




Fig. 68






Fig. 69

Control Plane

Signaling Protocols
Protocol Management
Exception Handling
System Control &
Configuration

Data Plane

Per/packet handling
Forwarding Decision
Classification
QoS Handling
Queueing
Scheduling
Formatting

Fig.
70Fig.
71




Fig. 72










Fig. 73



Fig.
76Fig.
77

Fig.
78Fig.
79




Fig. 80




Fig. 81




Fig. 82





Fig. 83






Fig. 86




FIG. 87
(PRIOR ART)




FIG. 88




FIG. 89




FIG. 90